Abstract-With device size shrinking and fast rising frequency ranges, the effect of cosmic radiations and alpha particles known as single-event upset (SEU) and single-event transients (SET), is a growing concern in logic circuits. Accurate understanding and estimation of SEU sensitivities of individual nodes is necessary to achieve better soft error hardening techniques at logic level design abstraction. We propose a probabilistic framework to the study the effect of inputs, circuits structure, and gate delays on SEU sensitivities of nodes in logic circuits as a single joint probability distribution function (pdf). To model the effect of timing, we consider signals at their possible arrival times as the random variables of interest. The underlying joint probability distribution function, consists of two components: ideal random variables without the effect of SEU and the random variables affected by the SEU. We use a Bayesian network to represent the joint pdf which is a minimal compact directional graph for efficient probabilistic modeling of uncertainty. The attractive feature of this model is that not only does it use the conditional independence to arrive at a sparse structure, but it also utilizes the same for smart probabilistic inference. We show that results with exact (exponential complexity) and approximate nonsimulative stimulus-free inference (linear in number of nodes and samples) on benchmark circuits yield accurate estimates in reasonably small computation time.
I. INTRODUCTION
H IGH-ENERGY neutrons present in cosmic radiations and alpha particles from packaging materials give rise to single-event upsets (SEUs) resulting in soft errors in logic circuits. When particles hit a semiconductor material, electron-hole pairs are generated, which may be collected by a p-n junction, resulting in a short current pulse that causes logic upset or SEU in the signal value. An SEU may occur in an internal node of a combinational circuit and propagate to an output latch. When a latch captures the SEU, it may cause a bit flip, which can alter the state of the system resulting in a soft error. In current technology, soft errors are of serious concern in memories, whereas in logic circuits soft error rate is comparatively low due to logical, electrical, and temporal masking effects. However, as process technology scales below 100 nm and operating frequencies increase, the above masking barriers diminish due to low supply voltages, shrinking device geometry and small noise margin. This will result in unacceptable soft error failure rates in logic circuits even for mainstream applications [1] . Soft error susceptibility of a node with respect to a latch is the soft error rate at the latch output , contributed by node . The propagation of an SEU generated due to a particle hit at an internal node to an output which causes a bit flip at the output of a latch is depicted in Fig. 1 .
We model the SEU propagation as follows. Let be a Boolean variable which takes logic value 1 if an SEU at a node causes an error at an output node . Then (measured as the probability of being equal to 1) is the conditional probability of occurrence of an error at output node given an SEU at node . Let be the probability that a particle hit at node generates an SEU of sufficient strength and let be the probability that an error at output node causes an erroneous signal at latch output . Mathematically, is expressed by (1) (1) where is the particle hit rate on a chip which is fairly uniform in space and time.
depends on and also on temperature.
is a function of latch characteristics and the switching frequency.
In this work, we explore by accurately considering the effect of: 1) SEU duration; 2) effect of gate delay; 3) timing; 4) reconvergence in the circuit structure; and most importantly, 5) inputs.
We model internal dependency of the signals taking into consideration timing issues so that the SEU sensitization probability captures the effect of circuit structure, circuit path delay, and also the input space. A fan-out dependent delay model is assumed where the gate delay of each node is equal to its fan-out. We also use a logical effort-based delay model where gate delays are dependent not only on fan-out but also on input capacitance as well as parasitic capacitance. Due to the temporal nature of SEUs, not all of the SEUs cause soft errors. Let be the time when an SEU originates at a node, be the SEU duration, be the time when outputs are sampled, and be the set of propagation delays of sensitized paths from the node to the circuit outputs. Nodes satisfying the following conditions do not cause soft error [4] : (2) Even though the previous empirical formula does not take into account the set up and hold time requirements which affect latching window masking, we use this equation for our modeling because this is pretty accurate as far as the logical masking effect, circuit structure, and gate delays are concerned.
We use a circuit expansion algorithm similar to that presented in [4] and [13] to embed time-related information in the circuit topology without affecting its original functionality. From the expanded circuit, we generate a list of SEUs (possible SEU list) that are possibly sensitized to the circuit outputs at the time frame when output signals are latched. From the expanded circuit and the possible SEU list, we construct an error detection circuit and model SEU in large combinational circuits using a timing aware logic induced-soft error sensitivity (TALI-SES) model , which is a complete joint probability model, represented as a Bayesian network (BN).
BNs are causal graphical probabilistic models representing the joint probability function over a set of random variables. A BN is a directed acyclic graphical (DAG) structure, whose nodes describe random variables and node to node arcs denote direct causal dependencies. A directed link captures the direct cause and effect relationship between two random variables. Each node is quantified by the conditional probability of the states of that node given the states of its parents, or its direct causes. The attractive feature of this graphical representation of the joint probability distribution is that not only does it make conditional dependency relationships among the nodes explicit but it also serves as a computational mechanism for efficient probabilistic updating. BNs have traditionally been used in medical diagnosis, artificial intelligence, image analysis, and specifically in switching model [2] and single stuck-at-fault/error model [5] in VLSI but their use in timing aware modeling of SEUs is new. We first explore an exact inference scheme also known as the clustering technique, 1 where the original DAG is transformed into special tree of cliques such that the total message passing between cliques will update the overall probability of the system. We then explore a stochastic inference strategy, named probabilistic logic sampling (PLS) [15] , where a full instantiation of the probabilistic network is collected based on a simplified importance function. The sampling is stopped when the probabilities of the nodes converge. [19] . 4) We infer error probabilities by 1) exact inference that transforms the graph into a special junction tree structure and relies on local message passing scheme and by 2) smart stochastic nonsimulative inference algorithms that have the feature of anytime estimates and generates excellent accuracy time tradeoff for larger circuits. 5) BNs are a unique tool where the effect of an observation at a child node can be used to get a probability space of the parents. This is called backward reasoning. Our model can be used to generate input space for which the SEU occurring at a particular node might not have an impact on the outputs. Note that in such a case, hardening techniques will not be needed for node . Similarly, we can find input space for which SEU at a node cause high error probability at outputs. If the data trace is similar to the second type of input space, extensive hardening techniques need to be applied to . The remainder of this paper is organized as follows. Section II is a summary of the prior works done on soft error modeling and analysis. In Section IV, we discuss Bayesian inference schemes-both exact and approximate (stochastic) inference. This is followed by Section V, where we give experimental results using both exact and stochastic inference. Using exact inference, we can characterize the input space to achieve zero output error even in the presence of some of the SEUs. The exact inference works well for small circuits. To handle larger circuits, we use a stochastic inference scheme and compare our results with logic simulation results and found that our modeling is accurate (close-to-zero error) and efficient.
II. BACKGROUND
An estimation method for soft error failure rates resulting from SEUs proposed in [1] computes soft error susceptibility of a node based on the rate at which a SEU occurs at the node , the probability that it is sensitized to an output , and the probability that it is captured by a latch . A model that captures the effects of technology trends in the soft error failure rates (SER), considering different types of masking phenomena such as electrical masking, latching window masking, and logical masking, is presented in [3] . Another model to analyze SEUs with zero-delay logic simulation, which is accurate and faster than timing simulators, is presented in [4] . As discussed in the previous section, this model uses a circuit expansion algorithm to incorporate gate delays and a fault list generation algorithm to get a reduced list of SETs. All of the previous methods use simulation techniques which are highly input pattern dependant.
Zhao et al. proposes a methodology to evaluate softness or vulnerability of nodes in a circuit due to compound noise effects by considering the effects of electrical, logical, and timing masking [11] . A selective triple modular redundancy (STMR) technique for achieving radiation tolerance in field-programmable gate array (FPGA) designs is discussed in [10] . Karnik et al. suggests that soft error rate should be considered as a design parameter along with power, performance, and area due to its increasing impact on circuits and systems with the scaling of process technology [6] . The effect of threshold voltage on SER of memories and combinational logic has been studied in [7] . Zhang et al. in [12] proposed a composite soft error rate analysis method (SERA) to capture the effect of supply voltage, clock period, latching window, logic depth, circuit topology, and input vector on soft error rate. Their method uses a conditional probability-based parameter extraction technique obtained from device and logic simulation. In their work, combinational circuits are assumed to have unbalanced reconvergent paths. However, other design considerations usually drive optimal circuit design to have balanced paths by adding buffers wherever reconvergence is necessary. For circuits with balanced paths, soft error analysis based on approximations given in [12] might not be the best choice.
Since all the state-of-the-art techniques have resorted to simulation for logical and device level effects (known to be expensive and pattern-sensitive especially for low-probability events), we felt the need to explore the input data-driven uncertainty in a comprehensive manner through a probabilistic model to capture the effect of primary inputs, the effect of gate delay, and the effect of SEU duration on the logical masking. There is future scope for these kinds of models to be fused with other models [6] , [7] , [12] for capturing device effects such as electrical masking, threshold voltage, and supply voltage.
III. PROPOSED MODEL
In this section, we first focus on handling the timing aware feature of our probabilistic model, followed by the fault list construction. We conclude the section with discussion about the model itself, given the timing-aware graph and the fault list.
A. Timing Issues
We first expand the circuit by time-space transformation of the original circuit, without changing its functionality. The approach is similar to the method discussed in [4] and [13] . Fig. 2 is the expanded circuit of benchmark c17. A gate in the original circuit will have many replicate gates in the expanded circuit , corresponding to different time-frames at which the gate output is evaluated. The output evaluation time of each gate in the circuit is calculated based on the variable delay model. We assume that the delay associated with a gate is equal to its fan-out. For each gate whose output is evaluated at time a replicate node is constructed. In addition to these replicate gates, we insert some duplicate gates (shown by filled gate symbols in Fig. 2 ). We explain the reasons for adding these duplicate gates later in this section. The inputs of are the replicate nodes of the gates, which are the inputs of in the original circuit and belongs to the timeframes . We consider the value of signal at time by . Now the random variable that represents the value of a signal at time is denoted by . The circuit outputs reach steady state values and at , after the application of the previous inputs . Let the new inputs be applied at . is the signal value at the output of gate 10 at time instant 2.
We insert a few duplicate gates [example: (10, 4) , (10, 5) , (19, 5) , etc., shown by filled gate symbols] due to the following reasons.
Input signals of certain gates in the circuit might have different arrival time due to the difference in path delays. In order to model the effect of any SEU generated at the junction of the gates at time instants, later than the signal's arrival time, we insert additional duplicate nodes for those internal signals with less path delay. For example, in Fig. 2 , input signals to gate 22 have path delays 2 and 5, respectively. The final output signal (22,6) is evaluated with input signals (16, 5) and (10, 5) . If no SEUs originated at the output of gate 10 between time instants 2 and 5, (10,2) and (10,5) would be the same. However, in the event an SEU occurs at node 10 at , (10,2) and (10,5) may differ depending on the inputs, which can cause a wrong output signal at (22,6). We model the effect of SEU at (10,5) by introducing a duplicate gate (10,5) whose inputs are (1,1) and (3,1).
Similarly, (10, 3) , (10, 4) , (19, 4) , and (19, 5) are other duplicate gates. Duplicate gates also model the masking effect of some of the SEUs generated in the signal path of the input having lesser path delay. For example, duplicate gate (10,5) masks the effect of an SEU originated at the output of gate 10, at time . Thus, we can arrive at a reduced SEU list which is further explained later in this section.
Steps for constructing the timing-aware expanded circuit, based on fan-out dependent delay model are as follows : 1) , where is the maximum of the latest signal arrival times of the output signals. SEUs which do not satisfy (2) affect circuit outputs resulting in soft errors. These SEUs are the upsets generated at the output of gates, which are in the fan-in cones of final outputs (outputs evaluated at time ). SEUs occurring at certain other gates, which are not in the fan-in cones of the final outputs, may also affect circuit outputs. These nodes arise due to the SEU duration time . For example in Fig. 2 , we see that the final outputs are generated at time instant . If an SEU occurs at signal 19 at 4 ns and lasts for one time unit, it will essentially be capable of tampering the value of node 23 at 6 ns. Note that we assume that is one time unit. The fault list will be different if we change the value of . Thus, we can see that SEUs which are sensitized to outputs at time frames between and may cause soft errors, depending on the input signals and circuit structure.
Considering the previous factors, we modify the expanded circuit by including only those gates that propagate SEUs to the outputs between time instants and . Thus, we get a considerable reduction in the circuit size. Fig. 3 is the modified expanded circuit of c17, which models all SEUs possibly sensitized to a final output.
Next, we discuss how to generate a list of possible SEUs affecting the circuit outputs. Not all gates in Fig. 3 are SEU sensitive. As discussed previously, a duplicate node introduces an additional delay of at least one time unit. If the delay introduced by a duplicate gate is greater than or equal to , the SEU duration time, the effect of SEUs originated at any of the gates in the fan-in cones of the duplicate gate is nullified and correct signal value is restored at the output of the duplicate gate, and hence, those SEUs are effect-less. Thus, we create a reduced list of SEUs by traversing the modified extended circuit from each of the circuit outputs at time instants between and , until a duplicate gate or an input node is reached. 
B. Delay Modeling Based on Logical Effort
We extend this work by using a logical effort-based model, shown in Fig. 4 , which is dependent on fan-out, input capacitance as well as parasitic delay. In this section, we explain how gate delays are calculated based on logical effort [18] . Delay of a logic gate can be expressed as the sum of two components, effort delay, and parasitic delay. Effort delay is the product of logical effort and electrical effort, where logical effort is defined as the relative ability of a gate topology to deliver current and electrical effort is the ratio of output capacitance to input capacitance. Electrical effort is sometimes called fan-out. Mathematically, gate delay is expressed as , where is effort delay, is the parasitic delay, is the logical effort, and is the electrical effort. Logical effort is defined to be 1 for an inverter. Hence, logical effort is the ratio of input capacitance of a gate to the input capacitance of an inverter delivering the same output current. It can be estimated counting capacitance in units of transistor width. Parasitic delay represents delay of a gate driving no load and it depends on diffusion capacitance. parasitic delay of an inverter, . From the above considerations, we compute basic CMOS gate delays and use these delay values in our model. Table I shows the delay expressions for basic gates.
Circuit expansion is performed in a similar way as explained in the previous section. Each gate is replicated several times corresponding to the time frames at which new gate output Fig. 3 , which shows how benchmark circuit c17 is expanded with the logical effort-based gate delay model. Delay of a two-input NAND gate with one fan-out is calculated as 3.33 time units and that of a two-input NAND gate with two fan-out is 4.67 time units. The final output is evaluated at time unit 13.67. From this expanded circuit, we arrive at a reduced circuit by traversing backward from outputs evaluated at and until a duplicate gate or an input is reached, thereby modeling only the possibly sensitized SEUs. 
C. BNs
BNs are graphical probabilistic models representing the joint probability function over a set of random variables using a DAG structure, whose nodes describe random variables and node to node arcs denote direct causal dependencies. In a BN, the exact joint probability distribution over a set of variables, in this network is given by (3)
Any random variable, is independent of all other variables, given the states of its parent nodes, say and . This conditional independence can be expressed by (4)
Mathematically, this is denoted as . Using the conditional independence in the directional graph, we arrive at an optimal factorized form that involves conditional probabilities based on the parents (or direct causes, inputs) to a node (effect, output):
. Even though probabilistic inference is worst case NP-hard, these factorized forms can reduce complexity significantly for general cases.
D. Timing-Aware-Logic-Induced (TALI) Soft Error Model
In this section, we first describe the proposed BN-based model, which can be used to estimate the soft error sensitivity of logic blocks. This model captures the dependence of SEU sensitivity on the input pattern, circuit structure, and the gate delays. Note that this probabilistic modeling does not require any assumptions on the inputs and can be used with any biased workload patterns. The proposed model, TALI-soft-error-sensitivity (TALI-SES) model is a DAG representing the time-space transformed, SEU-encoded combinational circuit , where is the expanded circuit created by time-space transformation as discussed in section and is the set of possible SEUs (also discussed in Section III-A). The error detection circuit consists of the expanded circuit , an error sensitization logic for each SEU and a detection unit consisting of several comparator gates. We explain it with the help of a small example shown in Fig. 5(a) , which is the error detection circuit for a small portion of benchmark c17. The error sensitization logic for an SEU at node consists of the duplicate descendant nodes from . In Fig. 5(a) , the block with the dotted square is the sensitization logic for ( at node 16 at time . This input signal value is set to logic one in order to model the effect of a 0-1-0 SEU occurring at node 16 at time frame 5.
As discussed previously in Section III-A, an SEU lasting for a duration can cause an erroneous output if its effect reaches the output at any instant between the sampling time and time frame . In this work, we assume to be one. Hence, we get error sensitized outputs at time frame and for some SEUs at also, if there exists reconvergent paths between SEU location and an output. We need to compare the SEU-free output signals evaluated at the sampling time, with the corresponding SEU-sensitized output signals arriving at and . Hence, these signals are sent to a detection unit . The comparators in the detection unit compare the ideal and error sensitized outputs with the corresponding error-free outputs and generate test signals. For example, the test signals for an SEU at node at time are and . If any of these, the test signal value is 1, it indicates the occurrence of an error. The probability , which is a measure of the effect of SEU on the output node is computed as a joint probability which is explained as follows.
Let be an event that an SEU at node causes a bit-flip at output at time and let be an event that an SEU at node causes a bit-flip at output at time . is the probability of occurrence of error and at time . is the probability that SEU does not cause an error at . can be explained in a similar way. The error probability due to an SEU at node at time w.r.t. output is the joint probability (5) which is expressed as (6) An SEU can have an effect on more than one output. The overall effect of an SEU on the outputs is computed as . In the example, the SEU is sensitized to outputs 22,6 and 23,6. Hence, the two test signals for this SEU are and . An SEU occurring at node at time , which is either or (but not both), can cause a bit-flip at the output with probability or . In order to compute the SEU sensitivity of a node, we take the worst case probability, which is the maximum of the previous two probabilities . More than one SEU can originate at a node at different time frames. Considering the effect of SEUs at node at all time frames, we compute the worst case output error probability due to node as , which is the maximum probability over all time frames.
These detection probabilities depend on the circuit structural dependence, the inputs, dependencies amongst the inputs, gate delays, and the SEU duration. In this work, we assume random inputs for experimentation and validation of our model.
We construct the TALI-SES BN of the SEU detection circuit by nodes which are random variables representing signal values of the SEU detection circuit. A signal in the detection circuit is represented by the random variable in the BN. In the TALI-SES DAG structure, the parents of each node are it's Markov boundary elements. Hence, the TALI-SES is a boundary DAG. For definition of Markov boundary and boundary DAG, please refer to [16] . Note that TALI-SES is a boundary DAG because of the causal relationship between the inputs and the outputs of a gate that is induced by logic. It has been proven in [16] that if a graph structure is a boundary DAG of a dependency model , then is a minimal I-map of ( [16] ). This theorem along with definitions of conditional independencies, in [16] (we omit the details) specifies the structure of the BN. Thus, TALI-SES DAG is a minimal I-map and, thus, a BN.
IV. BAYESIAN INFERENCE
We explore two inference schemes for the TALI-SES. The first inference scheme is a cluster-based exact inference and the second one is based on the stochastic inference algorithm which is an approximate nonsimulative scalable anytime method.
A. Junction Tree-Based Inference
We demonstrate this inference scheme with a running example shown in Fig. 6 . The combinational circuit is shown in Fig. 6(a) and a subset of the time transformed circuit is shown in Fig. 6(b) . The BN captures the effect of SEU of "zero" at node 5 at a time instant 2 unit (denoted by the random variable on the output signal 6 at 3 time unit (denoted by random variable ). Note that the error in output signal is ) which is an XOR combination of and , where is the node that captures the effect of SEU at node 5 at 2 time unit. This is the original TALI-SES BN that we further process for exact inference.
The steps involved in the exact inference scheme are described as follows.
Moralization: Create an undirected graph structure called the moral graph from the BN DAG structure by adding undirected edges between the parents of a common child node and dropping the directions of the links. The moral graph represents the Markov structure of the underlying joint function [17] . The dependencies that are preserved in the original DAG are also preserved in the moral graph [17]. The dashed edges in Fig. 7 (a) are added at this stage. This step ensures that every parent child set is a complete sub graph. Triangularization: In this step, every cycle of length greater than or equal to 4 is reduced to a cycle of 3 by inserting additional links (chords) to the moral graph. The moral graph is said to be triangulated if it is chordal [17] . Note that in this particular example, the moral graph is chordal and no additional links are needed.
Message Passing in Junction Tree:
A junction tree is defined as a tree of cliques (collection of completely connected sub graph) of the choral graph [cliques are connected by a unique path as in Fig. 7(a) ]. A junction tree possesses running intersection property [17] that ensures that if two cliques share a common variable, the variable should be present in all the cliques that lie in the unique path between them. Fig. 7(b) is the junction tree derived from the chordal graph of Fig. 7 (a) in this example. Interested readers are referred to [2] for a detailed description of how local message passing is performed in junction trees. Note that since the junction tree has no cycle and it is also not directional, we can propagate evidence from any node at any clique and propagate the evidence in any direction. It is in sharp contrast with simulative approaches where flow of information always propagates from the input to the outputs. Thus, we would be able to use it for input space characterization for achieving zero output error due to SEUs. We would instantiate a desired observation in an output node (say zero error) and backtrack the inputs that can create such a situation. If the input trace has a large distance from the characterized input space, we can conclude that zero error is reasonably unlikely. Note that this aspect of probabilistic modeling is already used in medical diagnosis but are new in the context of input space modeling for soft error.
This exact inference is expensive in terms of time and, hence, for larger circuits, we explore a stochastic sampling algorithm, namely PLS. This algorithm has been proven to converge to the correct probability estimates [15] , without the added baggage of high space complexity and has been used in [14] .
B. PLS
PLS is the earliest and the simplest stochastic sampling algorithms proposed for BNs [15] . Probabilities are inferred by a complete set of samples or instantiations that are generated for each node in the network according to local conditional probabilities stored at each node. The advantages of this inference are: 1) its complexity scales linearly with network size; 2) it is an any-time algorithm, providing adequate accuracy-time tradeoff ;   TABLE II  SIZE OF ORIGINAL AND TIME-EXPANDED ISCAS CIRCUITS FOR FANOUT-DEPENDENT DELAY MODEL and 3) the samples are not based on inputs and the approach is input pattern insensitive. The salient aspects of the algorithm are as follows: 1) each sampling iteration stochastically instantiates all the nodes, guided by the link structure, to create a network instantiation; 2) at each node , generate a random sample of its state based on the conditional probability , where represent the states of the parent nodes. This is the local, importance sampling function; 3) probability of all the query nodes are estimated by the relative frequencies of the states in the stochastic sampling trace; 4) if states of some of the nodes are known (evidence), such as in diagnostic backtracking, network instantiations that are incompatible with the evidence set, are disregarded; 5) repeat steps 1), 2), 3), and 4) until the probabilities converge. We adopt the tool GeNie 2 for inference using PLS. Complexity: The computational complexity of the exact method is exponential in terms of the number of variables in the largest cliques. Space complexity of the exact inference is [2] , where is the number of nodes in the BN, and is the number of variables in the largest clique. The time complexity is given by [2] , where is the number of cliques.
The time complexity, based on the stochastic inference scheme, is linear in the number of nodes in the expanded circuit, specifically, it is , where is the number of SEUs, and is the number of samples.
V. EXPERIMENTAL RESULTS
We demonstrate the modeling of SEU based on TALI-SES using ISCAS benchmark circuits. The logical relationship between the inputs and the output of a gate determines the conditional probability of a child node, given the states of its parents, in the TALI-DAG.
In Table II , we report the total number of gates in the actual circuit (column 2), total number of gates in the modified expanded circuit (column 3), and the total number of nodes in the resulting TALI-SES (column 4). Column 5 lists the maximum time-frames of the circuits. 
A. Exact Inference
In this section, we explore a small circuit c17, with exact inference, where we transform the original graph into the junction tree and compute probabilities by local message passing between the neighboring cliques of the junction tree as outlined in Section IV-A. Note that this inference is proven to be exact [16] , [17] (zero estimation error). Table III tabulates the results of the TALI-SES of benchmark c17 using the exact inference. In this table, we report the probabilities of error at output nodes 22 and 23 due to a SEU at each node (column 1), namely (10, 11, 16, 19, 22 , and 23). Column 2 and 3 of Table III give error probabilities due to (0-1-0 transition) at output nodes 22 and 23, respectively. Similarly, 4 and 5 give error probabilities due to
(1-0-1 transition) at output nodes 22 and 23, respectively. We compare the error-free outputs at 22 and 23 at sampling time with corresponding error sensitized outputs arriving at time frames and due to SEUs generated at a node at all possible time frames (as discussed in Section III-D). Columns 2, 3, 4, and 5 of Table III report the maximum of error probabilities due to SEUs originated at individual nodes at all time frames. From this table, it can be shown that for this benchmark circuit s have higher impact on the output error probabilities than s. Error probability at output node 22, due to an at node 11, is very low (0.0625) whereas error probability at output 22 due to at 11 is 0.3125. It also shows that the effect of SEUs are not the same over all outputs. For example, an at node 19 causes no error at output 22, whereas the error probability due to this SEU at output node 23 is 0.4375. Note that nodes 22 and 23 are the output nodes. SEUs occurring at these nodes at sampling time or time will be latched by an output latch, and are expected to cause very high error probability. However, from Table III , it is observed that the probability of occurrence of an error due to at node 23 is only 0.4375. Similarly, probability of occurrence of an error due to at node 22 is also 0.4375. This is due to the type of input pattern. In this work, we assume random inputs. This result shows the dependence of an input pattern on . 1) Input Space Characterization: In this section, we describe the input space characterization for a particular observation exploring the diagnostic (backtracking) feature of the TALI-SES model. Note that this feature makes it really unique instead of predicting the effect of inputs and SEU at a node on the outputs, we try to answer queries like "What input behavior will make SEU at node definitely cause a bit-flip at the circuit outputs?" or "What input behavior will be more conducive to no error at output given that there is an SEU at node ?" Resolving queries like this, aids the designer in observing the input space and helps perform input clustering or modeling. Let us take an example of c17 benchmark. We explore the input space for studying the effect of and at node 19 on errors of both the outputs (22 and 23). One can characterize input space for any one of the outputs (or, in general, effect of SEU at any node on any other subset of nodes). Fig. 8(a) characterizes the input space for an at node 19 such that no bit-flip occur at the outputs. This is done by setting the output error probability at zero (by giving "evidence" to the detection nodes in the BN) and then back propagating the probabilities. We plot the probabilities of each input 1, 2, 3, 6, and 7 that gives no output error for an at 19. Each column in the plot represents an input. The lighter color represents the probability of that and the black color represents the probability of (sum of these two part should always be one). One can see that for obtaining zero output error with an at 19, input 1 can be random, input 2 and 7 have 65% probability of being at logic one, and node 3 and 6 has probability of 30% for logic 1. Note that the input space is nearly random when at node 19 produces zero output error at both the outputs. Similar characteristics are shown in Fig. 8(c) and (d) for characterizing the input space with respect to output errors, while or occurs at node 11. Once again it can be shown that zero output error for can be more likely by a random input than for .
B. Larger Benchmarks
We use approximate inference for larger circuits using PLS [15] which is pattern independent random markov chain sampling and has shown good results in many large industry-size applications.
In Fig. 9(a) , we plot the number of gates and the number of possibly sensitized SEUs for ISCAS benchmarks. This reduced SEU list was created based on fanout-dependent delay model and assuming an SEU duration equal to one time unit. We get a considerable reduction in the number of listed SEUs compared to the number of gates in a circuit. This is because a reduced SEU list is generated by traversing backward from the final outputs evaluated at sampling time and and only those gates that lie between the final outputs and duplicate gates need to be considered for SEU sensitivity analysis. Depending on the input pattern and the circuit structure, only a few of these SEUs actually cause soft errors. Based on the estimated SEU sensitivity as explained in Section III-D, we classify the SEU sensitive gates in a circuit into three categories, gates where is: 1) less than or equal to 0.3; 2) between 0.3 and 0.6; and 3) above 0.6. This is plotted in Fig. 9(b) . These results are helpful to apply selective redundancy measures or to modify (by changing device features) by giving higher priority to nodes that are in the high sensitivity range than those in the lower sensitivity ranges. From Fig. 9(b) , it can be shown that the SEU sensitive nodes of circuit c432 are equally distributed within the three probability ranges 1), 2), and 3), whereas all the SEU sensitive nodes in circuit c1355 lie within the middle range where is between 0.3 and 0.6. Results of c7552 shows that of most of the SEU sensitive nodes is in the lowest range (less than or equal to 0.3), which indicates that gates in this circuit do not require extensive hardening techniques, whereas the majority of SEU sensitive gates in c2670 requires extensive hardening techniques since is very high (above 0.6) for these nodes.
We implemented the SEU simulator based on the work done in [4] with a fan-out-dependent delay model for the ground truth. We performed the simulation with 500 000 random vectors obtained by changing seed after every 50 000 vectors to get the ground-truth SEU probabilities. For our probabilistic framework, we use PLS [15] inference scheme. We compute the SEU sensitivities of gates in ISCAS benchmark circuits using PLS [15] with 9999 samples and compare our results with ground-truth simulation results. Table IV gives the average estimation error and maximum estimation errors . Here of a circuit is the average of the difference between the SEU detection probabilities (or SEU sensitivities) obtained from simulation and estimated probabilities from PLS sampling over all possible SEU sensitive nodes in the circuit. Similarly, of a circuit is the maximum of difference between the SEU sensitivities obtained from simulation and estimated SEU sensitivities from PLS sampling over all possible SEU sensitive nodes in the circuit. We estimated the SEU sensitivities all the ISCAS'85 benchmarks with an average belief propagation time of 140.49 s, whereas the average time taken for logic simulation of these circuits is 33 h. Estimation error over all benchmarks is below 0.0034 which shows excellent accuracy-time tradeoff.
is the total elapsed time, including memory and input/output (I/O) access.
C. Results With Delay Model Based on Logical Effort
In this section, we give estimation results from our model with logical effort-based gate delay modeling. In Table V , we list the number of nodes in TALI BN and the estimation time in seconds for some of the ISCAS benchmarks. Number of TALI nodes depends on the SEU list as well as the circuit size, whereas estimation time directly depends on the number of nodes and the number of samples. We show results for PLS with 9999 samples. Fig. 10(a) shows the number of possibly sensitized SEUs versus the number of gates in ISCAS benchmarks. From this graph, it can be shown that the number of SEUs in the reduced SEU list is low compared to the fan-out dependent delay model. This is due to high gate delay values with logical effort based delay modeling since we take into account the input capacitance as well as parasitic delay in addition to fan-out. Due to increased gate delays, the relative effect of an SEU at an internal gate on a primary output during latching period is less since most of the signals get enough time to restore to their ideal values. Fig. 10(b) shows the SEU sensitivity ranges of gates in the circuits, with an input bias of 0.5 and SEU width equal to one time unit. As with fan-out-dependent delay modeling, here also, we classify the SEU sensitive gates in a circuit into three categories. Gates with estimated sensitivity values: 1) less than 0.3; 2) between 0.3 and 0.6; and 3) above 0.6. Given any delay library for a logic circuit, our model can be used to classify the gates in the circuit in the order of their SEU sensitivity values capturing logical masking effect, circuit structure, input pattern, and SEU duration.
Please note the previous estimated probability values are relatively high when we consider the overall soft error susceptibility of individual gates. To get a comprehensive model, the electrical masking effect, latching window masking effect, and also the SEU generation and propagation characteristics of individual gates are to be incorporated with our model. Modeling the electrical masking effect needs circuit level simulation techniques, which we are trying to integrate with our current approach as a future direction.
VI. CONCLUSION
We are able to effectively model SEUs in logic circuits (ISCAS benchmarks) to estimate the SEU sensitivity of individual nodes in a circuit capturing spatial and temporal signal correlations, specially emphasizing the effect of inputs, gate delay, SEU duration, and circuit structure. We show results with exact and approximate inferences. Using exact inference, we characterize input space which gives zero output error even in the presence of some SEUs. Results from approximate inference shows excellent accuracy-time tradeoffs. We report SEU sensitivity estimates for the fan-out dependent delay model as well as for the logical effort-based delay model. Given an appropriate delay library of gates in a circuit, our model is capable of estimating SEU sensitivities of individual gates in the circuit and these results can be used for classifying gates for application of mitigation schemes. Future effort includes modeling with biased input patterns and also for different SEU width , to study the effect of these factors on SEU sensitivities. We are also investigating on the effect of threshold voltage and supply voltage on the electrical masking effect on transient pulses caused by particle bombardment.
